


ABSTRACT OF THE DISCLOSURE

 In the method of designing a semiconductor circuit having clock trees, a netlist is first generated. Then, a delay gates are inserted onto said netlist. Finally, inserted extra delay
5 gates are deleted based on a timing constraint the clock trees is satisfied or not. As a consequence, skew between the clock trees can be easily adjusted.